Abstract-A turbo equalization scheme suitable for electronic polarization-mode dispersion compensation based on low-density parity-check coding and the Bahl-Cocke-Jelinek-Raviv (BCJR) equalizer is proposed. For reasonable BCJR equalizer complexity, the differential group delay of up to three bit-periods can be compensated.
I. INTRODUCTION
A T HIGH transmission rates, the signal quality of the wavelength-division-multiplexed optical channels is degraded significantly due to linear and nonlinear effects, in particular fiber nonlinearities and polarization-mode dispersion (PMD) [1] - [4] . In contrast to chromatic dispersion impairments, the PMD is time variant and stochastic in nature, making the PMD compensation more challenging. Several electrical and optical compensators have been proposed recently [1] , [2] . Because the electrical PMD compensators rely on fast electronic signal processing that potentially can be implemented as low-cost integrated devices, we are facing a growing research attention in different electronic PMD equalization techniques [1] - [3] .
In this letter, a particular turbo equalization scheme, suitable for electronic PMD compensation, based on Bahl-Cocke-Jelinek-Raviv (BCJR) equalizer [4] , [5] and a novel class of low-density parity-check (LDPC) codes, is proposed. We show that for reasonable BCJR equalizer complexity, the first-order PMD with differential group delay (DGD) up to three bit periods can be compensated for. Notice that turbo equalization based on convolutional codes, introduced in [6] , has already been considered for PMD compensation [3] . Unfortunately, the turbo equalization scheme based on convolutional codes [6] exhibits the error floor phenomena at bit-error ratios (BERs) about (see [3, Fig. 17] ). In several recent papers (see [7] , and references therein), we have shown that iteratively decodable LDPC codes outperform turbo product codes (TPCs) in terms of BER performance. The decoder complexity of these codes is comparable to (or lower than) that of TPCs, and significantly lower than that of serial/parallel concatenated turbo codes. The main difference between the BCJR and Viterbi equalizers is that in addition to detected sequence, the BCJR equalizer provides the bit soft reliabilities [log-likelihood ratios (LLRs)] required for iterative decoding. Iterative decoding and LDPC coding is currently the most advanced forward-error correction (FEC) approach, but its power can be fully exploited only if the soft bit reliabilities are supplied to the decoder. The extrinsic information transfer chart analysis [8] is used to select the structured LDPC codes suitable for turbo equalization of PMD. To facilitate the implementation, a novel class of structured LDPC codes, designed using the concept of product of orthogonal arrays [9] , is introduced.
II. LDPC-CODED PMD TURBO EQUALIZER The return-to-zero ON-OFF keying (RZ-OOK) receiver and turbo equalizer configurations are shown in Fig. 1 (left). The turbo equalizer is composed of two components: 1) the BCJR equalizer, and 2) LDPC decoder. The main idea behind this proposal is to use the BCJR equalizer to partially cancel the intersymbol interference due to PMD, to reduce the BER down to , and feed the LLRs obtained from the BCJR equalizer into an iterative decoder of an LDPC code. If a valid codeword is reached, decoding halts. Otherwise, the sum-product LDPC decoder starts decoding by taking the produced BCJR LLRs as inputs. We refer to this step as an outer iteration, to differentiate it from iterations within the sum-product algorithm, which are referred to as inner iterations. The extrinsic LLRs of the LDPC decoder (the difference of LDPC decoder output and input LLRs) are passed back to the BCJR equalizer as inputs. The BCJR equalizer processes the samples and the LDPC decoder extrinsic LLRs, to provide the initial LLRs for the LDPC decoder. Therefore, the extrinsic soft information is iterated between BCJR equalizer and LDPC decoder a certain number of times in a fashion similar to turbo decoding. Notice that in the proposed turbo equalizer (composed of BCJR equalizer and LDPC decoder), we do not use the interleaver (commonly used in turbo equalization schemes, e.g., [3] , [6] ), to reduce the processing delay and facilitate the implementation at high speed.
For the first-order PMD, the optical channel responses and corresponding to the horizontal and vertical principal states of polarizations are given as [3] and , respectively, where is DGD. The BCJR equalizer operates on a trellis that is a discrete dynamical model of the optical channel, introduced in our recent article [4] . For the complete description of the trellis, the transition probability density functions , , are determined from collected histograms ( represents the sample at the input of the BCJR equalizer that corresponds to the transmitted bit , and is the set of states in the trellis). The state (bit-configuration) is determined by previous and next bits influencing the observed bit . In Fig. 1(right) , an example trellis of memory is shown, which has states corresponding to different 5-bit patterns. Starting at a given state, there exist two possible transitions to the next state. The incoming bit determines the first bit in the edge label, and the second bit in the edge label is determined by the central bit of a terminal state (see [4] for calculation of LLRs).
We are turning our attention now to the design of LDPC codes suitable for use in turbo equalization of PMD. The LDPC codes employed in this letter are designed based on the product of I orthogonal arrays, the concept introduced by Bush in 1952 [9] . An orthogonal array [9] of size , with constraint, levels, strength , and index , denoted as , is defined as a matrix with entries from a set of elements such that any column vector in submatrix of is contained times. It has been shown in [9] that the existence of orthogonal arrays implies the existence of the orthogonal array , where , and
. Notice that entries of an orthogonal array obtained as the product of one-dimensional orthogonal arrays is -dimensional. For example, let us observe the orthogonal arrays OA(4,3,2,2) and OA (9, 4, 3, 2) The product of those two OAs is OA(36,3,6,2) with constraint and levels. Due to the large size of the obtained product array (36), we list only the entries of the first row in OA(36,3,6,2): (0,0) (0,1) (0,2) (0,0) (0,1) (0,2) (0,0) (0,1) (0,2) (1,0) (1,1) (1,2) (1,0) (1,1) (1,2) (1,0) (1,1) (1,2) (0,0) (0,1) (0,2) (0,0) (0,1) (0,2) (0,0) (0,1) (0,2) (1,0) (1,1) (1,2) (1,0) (1,1) (1,2) (1,0) (1,1) (1,2). As expected, the entries in OA(36,3,6,2) are two-dimensional (because ), and the levels are denoted by (0,0), (0,1), (0,2), (1,0), (1,1), and (1,2) . Let us denote the positions of entries in the first Denote the position of entries in every row as , and -levels as . By reading-off positions of levels in every row and writing them as corresponding rows of the parity-check matrix, we are able to create the parity-check matrix of the corresponding LDPC code in a fashion similar to that given in the example above. The code rate of an LDPC code designed using the concept of product of orthogonal arrays is lower bounded by (1) Since the product of sizes grows much faster than the product of levels [in (1)], the high code rates LDPC codes can easily be designed. (With , we denoted the rank of a parity-check matrix .) For example, the LDPC code designed using the product of OA(49,8,7,2) and OA(169,14,13,2) has the rate 0.9129, and the codeword length 8281. The girth (the shortest cycle in corresponding bipartite graph [7] ) of the proposed LDPC codes is at least six.
In Fig. 2 , the BER performance of the proposed LDPC codes (for 30 iterations in sum-product decoding algorithm) are compared against random LDPC codes, RS codes, concatenated RS codes, and TPCs.
LDPC code outperforms random LDPC code due to MacKay. The same LDPC code (of rate 0.93) outperforms RS concatenated code of significantly lower code rate by 1.2 dB at a BER of . LDPC code outperforms turbo-product code by more than 0.5 dB at BER of , and outperforms concatenated RS code by about 3 dB.
III. NUMERICAL RESULTS AND CONCLUSION
The results of simulations, for the amplified spontaneous emission noise dominated scenario, are shown in Fig. 3 for different DGD values and different LDPC codes: (a) girth-8 LDPC code of rate 0.81, and (b) girth-6 LDPC codes of rate above 0.9. RZ-OOK of a duty cycle of 33% is observed, the launched power is set to 0 dBm, and the extinction ratio to 14 dB. The bandwidth of the optical filter is set to , and the bandwidth of the electrical filter to . (For more details on the simulator, an interested reader is referred to [7] .) Although the results of simulations are obtained for 40-Gb/s transmission, they are reported in terms of normalized DGD (DGD is normalized with the bit duration), so that the conclusions are applicable for 10-Gb/s transmission as well. Three classes of LDPC codes are considered in simulations. The first class is the girth-8 regular LDPC code (8547,6922) of rate . The second class is regular girth-6 LDPC codes designed based on the product of two orthogonal arrays: For normalized DGD , the LDPCcoded turbo equalizer (for trellis memory ) provides 11.7-dB improvement over BCJR equalizer at BER of (10.8 dB in net effective coding gain). The optimum threshold receiver enters the error floor, and any advanced FEC alone is not able to operate for that DGD. The LDPC codes of code rate above 0.9 provide about 9-dB improvement over BCJR equalizer at a BER of . For the nonreturn-to-zero (NRZ) modulation format, also shown in Fig. 3(a) (NRZ pulses were modeled assuming raised-cosine pulse shape with rolloff factor of 0.5), LDPC code-based turbo equalizer provides 10.5-dB improvement over BCJR equalizer at a BER of , which is 1.25 dB worse than that for the RZ modulation format. For normalized DGD , even the BCJR equalizer for trellis memory enters the error floor, while for larger trellis memories it is able to operate properly. For the normalized DGD of 1.0 (and BER of ), the turbo equalizer is 3.7 dB away from the undistorted case, while the normalized DGD of 2.0 has a penalty of 4.2 dB. At a BER below , much larger coding gains are expected. The simulations are performed for five outer iterations and 25 sum-product algorithm inner iterations. Notice that turbo equalization schemes based on convolutional codes and interleavers exhibit severe error flooring around (e.g., [3, Fig. 17]) , and require additional outer RS code to deal with the error floor phenomena. Simulation results reported in Fig. 2 show that proposed LDPC codes do not the exhibit error floor phenomena down to . Moreover, we have recently shown in [7] that different classes of LDPC codes developed by our research team do not exhibit the error floor in the region of interest for fiber-optics communications . Notice also that the proposed LDPC-coded turbo equalizer is able to operate even at normalized DGD for the trellis memory . For trellis memories above , soft-output Viterbi equalizer would be a more reasonable choice than the BCJR equalizer. Another important fact is that the proposed LDPC turbo equalizer scheme does not require the use of interleavers, while the other turbo equalization schemes do (see, for example, [3] and [6] ).
